Space-time trellis codes: Field programmable gate array approach

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

TSFPGA : A Time - Switched Field - Programmable Gate Array

Field-Programmable Gate Arrays (FPGAs) are computational devices containing uncommitted logic and interconnect resources which users configure for the applications they wish to run. Because the potential applications for FPGAs are not known at the time that they are fabricated, manufacturers of FPGAs should ideally provide abundant amounts of both logic capacity and interconnect flexibility to ...

متن کامل

Universal space-time trellis codes

This correspondence gives practical examples of space–time trellis codes performing as predicted by Root and Varaiya’s compound channel theorem. Specifically, 32-state and 64-state 2 2 space–time trellis codes are presented that provide a bit-error rate (BER) of10 on all2 2 matrix channels with an excess mutual information (MI) within 8% of the excess MI required by standard trellis codes of th...

متن کامل

Space-time block codes versus space-time trellis codes

Transmit diversity schemes for the coherent multiple-antenna flat-fading channel range from spacetime block codes (STBC) to space-time trellis codes (STTC). In this letter we compare the performance of STBC and STTC by means of frame error rate. We discover that a simple concatenation of STBC with traditional AWGN (additive white Gaussian noise) trellis codes outperforms some of the best known ...

متن کامل

Field Programmable Gate Array Implem Ri

We present an 8-bit field programmable gate arr (FPGA) implementation of 128-bit block and 128-bit k Advanced Encryption Standard (AES) Rijndael. The 8Rijndael encryption data path operates at 13.7MHz a consumes 226 clock cycles resulting in a throughput of 7.8 bits per second. The Rijndael decryption data path operates 8.8MHz and consumes 226 clock cycles resulting in throughput of 5 M bits pe...

متن کامل

Field Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)

In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)

سال: 2020

ISSN: 2722-2608,2089-4864

DOI: 10.11591/ijres.v9.i3.pp213-223